First Named Inventor	Frankie F. Roohparvar	
Serial No.	Unknown	**INFORMATION DISCLOSURE STATEMENT**
Filing Date	Filed herewith	
Group Art Unit	Unknown	
Examiner Name	Unknown	
Confirmation No.	Unknown	
Attorney Docket No.	400.006US02	
Title: ZERO LATENCY-ZERO BUS TURNAROUND SYNCHRONOUS FLASH MEMORY		

Commissioner for Patents
M.S.: Patent Application
P. O. Box 1450
Alexandria, VA 22313-1450

In compliance with 37 C.F.R. §§ 1.56 and 1.97, *et seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified Application. Applicant respectfully requests that this Information Disclosure Statement be entered and the references listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to MPEP §609, Applicant further requests that the Examiner initial next to each reference on the Form 1449 to indicate that the listed references have been considered. Applicant further requests that a copy of the initialed Form 1449 be returned with the next official communication.

Further pursuant to MPEP §609, because all of the references listed on the attached Form 1449 have been previously submitted and made of record in the parent application, U.S. Patent Application 09/608,580, filed June 30, 2000, copies of the references previously made of record in the parent application are not submitted herewith.

If the Examiner has any questions or concerns regarding this application, please contact the undersigned at the number listed below.

Respectfully submitted,

Date: 2/13/04

Andrew C. Walseth
Reg. No. 43,234

Attorneys for Applicant
Leffert Jay & Polglaze, P.A.
P.O. Box 581009
Minneapolis, MN 55458-1009

T – 612/312-2200
F – 612/312-2250

First Named Inventor	Frankie F. Roohparvar	INFORMATION DISCLOSURE STATEMENT FORM PTO-1449
Serial No.	Unknown	
Filing Date	Filed Herewith	
Group Art Unit	Unknown	
Examiner Name	Unknown	
Confirmation No.	Unknown	
Attorney Docket No.	400.006US02	

Title: ZERO LATENCY-ZERO BUS TURNAROUND SYNCHRONOUS FLASH MEMORY

Sheet 1 of 1

U.S. Patent References

Examiner Initials	Document/Patent No.	Issue/Publication Date	Name	Filing Date
	4,718,041	01/05/1988	Baglee et al.	01/09/1986
	5,041,886	08/20/1991	Lee	09/25/1989
	5,263,003	11/16/1993	Cowles et al.	11/12/1991
	5,537,354	07/16/1996	Mochizuki et al.	12/14/1994
	5,539,696	07/23/1996	Patel	06/06/1995
	5,600,605	02/04/1997	Schaefer	06/07/1995
	5,619,456	04/08/1997	McClure	01/19/1996
	5,666,321	09/09/1997	Schaefer	09/01/1995
	5,751,039	05/12/1998	Kauffman et al.	09/19/1997
	5,787,457	07/28/1998	Miller et al.	10/18/1996
	5,808,946	09/15/1998	Roohparvar	03/27/1997
	5,835,956	11/10/1998	Park, et al.	03/17/1997
	5,936,903	08/10/1999	Jeng et al.	08/07/1998
	5,995,438	11/30/1999	Jeng, et al.	08/07/1998
	6,026,465	02/15/2000	Mills et al.	06/18/1997
	6,081,477	06/27/2000	Li	12/03/1998
	6,137,133	10/24/2000	Kauffman et al.	05/11/1998
	6,141,247	10/31/2000	Roohparvar et al.	12/21/1998
	6,154,418	11/28/2000	Li	02/14/2000
	6,532,522	03/11/2003	Barth	11/21/2000

Foreign Patent References

Examiner Initials	Foreign Patent Country	No.	Name	Publication Date	T?
	EP	0 978 842	Samsung Electronics Co., Ltd.	2/9/2000	

Other References

Examiner Initials	Author, Title, Date, Pages, etc.
	Patent Abstracts of Japan, Publication Number 2000048567, Publication Date 2/18/2000
	Keeth, et al., "DRAM circuit design: a tutorial," IEEE Press, 2001, pp.16-23, 142-153
	Micron Semiconductor Products, Inc., "2Mb, Smart 5 BIOS-Optimized Boot Block Flash Memory," Flash Memory www.micron.com, copyright 2000, Micron Technology, Inc., pp. 1-12
	Micron, "16 Mb: x16 SDRAM" Synchronous DRAM, www.micron.com, copyright 1999 Micron Technology, Inc., pp. 1-51

Examiner Signature		Date Considered	

*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Based on Form PTO-FB-A820 Patent and Trademark Office, U.S. Department of Commerce